Abstract-We propose and demonstrate the application of a test structure to characterize electrical properties of ultra-thin titanium nitride films passivated by a non-conducting amorphous silicon layer. The amorphous silicon layer is used to prevent the oxidation of the conducting layer. Platinum electrodes are realized on top of the a-Si. Good electrical contact between TiN and Pt is subsequently obtained by the silicidation reaction of aSi and Pt at a relatively low temperature.
INTRODUCTION
The miniaturization of microelectronic systems has benefited from the integration of novel materials into complementary metal-oxide-semiconductor (CMOS), dynamic random access memory (DRAM) and flash memory technologies. In addition to the introduction of novel device concepts such as gate-all-around transistors [1] , nano-electromechanical field-effect transistors (FETs) [2] and tunnel FETs [3] , many scientists are exploring new channel materials for potential applications in next generation technologies. Wellknown examples include single-layer materials such as graphene [4] and its up-and-coming cousin silicene [5] [6] . Attractive two-dimensional (2D) layered materials further include molybdenite (MoS 2 ) [7] and hexagonal boron nitride (h-BN) [8] . Also ultra-thin metallic layers have attracted considerable attention due to their anomalous properties as the film thickness is significantly scaled down [9] [10] [11] .
Studying electrical properties of ultra-thin conducting films is not trivial as the film can be oxidized during exposure to air. This consequently reduces the thickness and affects the conductivity of the conducting layer. For example, we found that the exposure of an as-deposited 10-nm TiN layer resulted in the formation of a 2 nm thick TiO 2 layer on top, considerably reducing the initial TiN thickness [12] . Accordingly, a few-nanometer TiN film can be oxidized completely. Therefore, to avoid the native oxidation, a capping layer is necessary for accurate characterization of ultra-thin conducting films.
In our previous work, we demonstrated that amorphous silicon (a-Si) is a suitable capping material to prevent the native oxidation of TiN thin films [9, 13] . In the test structures described in those works, the TiN and a-Si layers were deposited on substrates with pre-patterned Pt-electrodes. One of the advantages of those structures is that direct Pt/TiN contacts can be obtained. However, the fabrication of such a structure might require deposition on the metal (e.g. Pt) contact at elevated temperatures and can lead to a possible temperature-enhanced diffusion and interaction of this metal with the substrate and the deposited film. To circumvent these problems, the metal contacts must be realized after completing all elevated-temperature steps, i.e. on top of the passivation layer and without a direct contact to the layer of interest (e.g. TiN).
In this work, we propose an approach to obtain ohmic contacts between a buried conducting film, protected by an insulating layer, and the top metal electrodes. This is based on the silicidation reaction between Pt and a-Si at a relatively low temperature, forming a conductive silicide layer in direct contact to the layer of interest. We demonstrate the feasibility of the proposed structures to electrically characterize ultra-thin TiN films in-situ covered by a-Si. The Pt-contacts are made on top of the a-Si as the last process step. We show that an anneal step at a temperature of 200 °C can promote the silicidation, resulting in a good ohmic contact to the buried TiN layer.
II. TEST STRUCTURE FABRICATION
A schematic three-dimensional (3D) view of the test structure is depicted in Fig. 1 . All the layers were grown in our home-built single-wafer reactor on standard 4-inch Si(111) wafers (resistivity of 5−10 Ω⋅cm). Prior to the deposition, the wafer was cleaned by a standard cleaning process, and then loaded into the reactor via a load-lock. The use of the load-lock allowed to keep the reactor continuously under high vacuum (base pressure of 2×10 -7 mbar). An aluminum nitride (AlN) film with a thickness of 10 nm was used as an insulating layer to prevent the influence of the substrate on the conductance of the structure (see section IIIB for more details). The AlN was deposited by atomic layer deposition (ALD) using trimethylaluminum (TMA) and ammonia (N For the ALD of TiN (5 nm), titanium tetrach NH 3 were used. Both ALD processes were °C in the process pressure range between mbar. It is important to note that at the men and experimental conditions, continuous Al are obtained. The a-Si (30 nm) was gro temperature by low pressure chemical (LPCVD), using trisilane (Si 3 H 8 ) as the sourc of 1 mbar. All the layers were deposited con vacuum break. After the depositions, the w cooled down in vacuum (~10 -6 mbar) to r Patterned Pt-top-contacts, with a thickness were realized on top of a-Si by a sputtering a The ratio of the thicknesses of the a-Si a chosen such that there should be enough Pt to The entire thickness of the a-Si layer should to Pt-silicide, but unwanted lateral silicidati the spacing between the contacts, should be silicidation was initiated at 200 °C in N 2 am of 10 mbar. The anneal was carried out in After the anneal, the samples were cooled dow To measure and precisely control the f used a Woollam M2000 spectroscopic e operating in the wavelength range 245−1 allowed for in-situ real-time monitoring of The thickness measured by SE was verified transmission/scanning electron microscopy helium ion microscopy and X-ray fluoresce as explained in [12] . The current−voltage (I− were carried out using a Karl-Suss PM8 combination with a Keithley 4200-SCS.
III. RESULTS

A. Influence of Native Oxidation on Electr Thin TiN Films and the Importance of Su
We first demonstrate the influence of na the I−V characteristics of ultra-thin TiN films we used the test structures described in [13] small influence of native oxidation on the el for TiN films thicker than 5 nm. However, fo below 4 nm, the oxidation significantly i resistance and affects the linearity of the I−V Fig. 1 (Fig. 2(a) ). top of the TiN film preven characteristics were obtained f film. No aging effect was fo unchanged resistance after a lon
B. Electrical Characterization
The insulating properties o electrically tested using sam (without the TiN in between A thickness of 15/17/80 nm, picoampere range was measu annealed samples. As this is se than the current flowing throug of the AlN and a-Si films is con
C. Electrical Characterization
For the AlN/TiN/a-Si/Pt st as-fabricated samples before characteristics ( Fig. 3(a) ). Thi barrier formed at the Pt/a-S behavior of the a-Si layer. (Fig. 2(b) ).
n of AlN/a-Si/Pt Stacks of the AlN and a-Si layers were mples with AlN/a-Si/Pt stacks AlN and a-Si) and with a layer respectively. Current in the ured for both as-fabricated and veral orders of magnitude lower gh the TiN films, the insulation nsidered more than sufficient.
n of AlN/TiN/a-Si/Pt Stacks tacks, the measurements on the anneal show non-linear I−V is is attributed to the Schottky i interface and the insulating small change was observed after min ( Fig. 3(b) ). For both assamples, the I−V characteristics gap spacing L between the two 0 μm (see L in Fig. 1) . A further ation on electrical properties of thin TiN assivated 3.5 nm TiN film (a), and a 1.8 nm a-Si layer (b).
anneal for 10 min resulted in a significant im (Fig. 3(c) ), most pro non-uniform silicidation. Afte min, the current increased re became linear ( Fig. 3(d) ). In given by the slopes of the I−V L. The evolution of the I−V c demonstrates the gradual silici a-Si. The linear I−V characteris ohmic contact to the buried TiN Figure 4 shows cross-se AlN/TiN/a-Si/Pt stacks on Si( after (b) annealing for 25 min. F Pt/a-Si and a-Si/TiN interfa thicknesses of Pt and a-Si la respectively. We are not ab between TiN and AlN due to however, a total thickness of ab measured, which is in good measured by in-situ SE. After bright but non-flat interface bet This is possibly caused by the can see that the anneal also affe a-Si layer. The total thickness o the same, as expected since awith TiN at this temperature.
D. Determination of TiN Resis
To examine the applicabilit method for contacting ultra-thi structures in Fig. 1 to determi TiN film. The method is descri work [13] . Briefly, by varying two Pt-electrodes, the total resis as a function of L. This resul resistivity of the conducting la slope. We highlight that, in this a-Si capping layer were not expect a parasitic current I p (se resistance. The contribution comparing test structures with d 2 , but otherwise equal dim V characteristics were observed wever, the L-dependence is nonobably due to the incomplete and r a total annealing time of 25 emarkably and the I−V curves addition, the total resistances, V curves, became proportional to characteristics shown in Fig. 3 idation reaction between Pt and stics in Fig. 3(d) indicate that an N layer was established.
ectional HR-SEM images of (111) substrates before (a) and For the as-fabricated sample, the aces can be recognized. The ayers are 80 nm and 30 nm, ble to determine the interface o limitations of our HR-SEM, bout 15 nm of the two layers was agreement with the thickness the anneal, the image shows a tween Pt and the original silicon. e non-uniform silicidation. One ects the morphology of the initial of the TiN/AlN stacks remained -Si and Pt are unlikely to react stivity ty and reliability of the proposed n conductive films, we used the ine resistivity of a buried 5-nm ibed in more detail in a previous g the gap spacing L between the stance R is measured and plotted lts in a linear R-L curve where ayer can be extracted from the s work, the buried TiN layer and patterned. Therefore, one can ee Fig. 5 ) affecting the measured of I p can be minimized by various electrode widths, d 1 and mensions and gap spacing, as N/TiN/a-Si/Pt stacks before (a) and after depicted in Fig. 5 .
We first assume that the contribution of p solely depends on electrode length W and case the I p values should be identical for two the same W and L (Fig. 5) Fig. 7(a) . The total r the contact resistance and the r passed by I 2 . By plotting R vers and further its resistivity can b from the slope of the linear R(L of 160 μΩ⋅cm was obtained fo value is in good agreement w patterned TiN films (i.e. ex structures with buried Pt-electro TiN [13] . We hereby confirm th the proposed approach to mea conductive films through a pass
IV. CO
We have investigated the i electrical properties of ultra-thi that (i) the oxidation caus conduction in thin TiN layers a be used as a passivation lay structure to characterize el conducting (TiN) films with Pt a-Si passivation layer. A good the buried TiN layer was obtai between Pt and a-Si at a temp Using the proposed approach, w n be calculated for each L, as resistance R is a combination of resistance of the TiN layer being sus L, the sheet resistance of TiN be obtained (see [13] for details) L) fit (see Fig. 7(b) ). A resistivity or the 5-nm thin TiN film. This with the resistivity measured on cluding I p ) by using the test odes being in direct contact with he applicability and reliability of asure resistivity of unpatterned sivation layer. of the unpatterned ultra-thin TiN films. The results showed a good agreement with the resistivity obtained in our earlier work on patterned TiN films having a direct contact with Ptelectrodes. 
